High-voltagle MOSFETs have been f abricatert using: a submicron I.,$I process. These MOSFETs have an offset drain reg:ion with a source f ield plate and a meshed-8:ate structure, and were desig:ned by three-dimensional oomputer analysis. The MOSFETs were formed withogt any additional processing steps' since the offset drain reg:ion was formed simultaneously with the LDD of the low-voltaS:e MOSFETS. As a result, an n-channel MOSFET with a 4O-V breakdown voltage and a current density of above ZOO A/cm' *"" achieved on the same chip as the submicron LrSI devices.
Introduct ion
Recently, intelligett/smart power ICs (IPICs) have been developed for application to such electronic systems as-used in automobiles or off ice automat ion equipment t 1 I ( 2 ). These ICs are expected to enable systems to achieve smal ler s ize wi th hig:her reliabitity and lower cost. A higher density log:ic is therefore required on the same chip as the power devices to increase circuit funct ional ity.
Unt il recent 1y' these rcs have been manufactured usingi' a two or three micron rule process' but it is advantag:eous to f abricate them usinS: a submicron LSI process for enhanced performance. However, high-voltage MOSFETS have not yet been real ized on the same chip as submicron LSIs. This paper descr ibes the des i8:n and f abr icat ion of high-vo I tag:e MOSFETs' sui table for the submicron Fig.4(b ED-32, No. 10, pp.2038 -2044 , 1985 . 
